Page 1 of 1
RAM port connection
Posted: Mon Mar 15, 2021 8:41 pm
by Helpdesk
I noticed that the port `adr` for the RAM module is 18bits, whilst it's driving signal RISC5.v is 24bits. I was hoping you could tell me how that's resolved during synthesis? Are only the 18LSB used?
Re: RAM port connection
Posted: Mon Mar 15, 2021 8:59 pm
by cfbsoftware
Yes - that is my understanding. Vivado issues the warning:
width (24) of port connection 'adr' does not match port width (18) of module 'RAM'
If you prefer you can modify the
adr parameter in the
RAM statement in RISC5Top.v to match the address width actually used in the RAM module for your particular development board. e.g. in your case you should change it to